征稿已开启

查看我的稿件

注册已开启

查看我的门票

已截止
活动简介
The International Workshop on Logic and Synthesis is the premier forum for research in synthesis, optimization, and verification of integrated circuits. Research on logic synthesis for emerging technologies and for novel computing platforms, such as nanoscale systems and biological systems, is also strongly encouraged. The workshop accepts complete papers highlighting important new problems in the early stages of development, without providing complete solutions. The emphasis is on novelty and intellectual rigor.
征稿信息

征稿范围

Topics of interest include (but are not limited to): synthesis and optimization; power and timing analysis; testing, validation and verification; architectures and compilation; and design experiences. Submissions on modeling, analysis and synthesis for em
留言
验证码 看不清楚,更换一张
全部留言
重要日期
  • 会议日期

    06月07日

    2013

    06月08日

    2013

  • 06月08日 2013

    注册截止日期

主办单位
IEEE 美国计算机学会
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询